Abstract. Correlated Double Sampling (CDS) is a process used in many Charge Coupled Device (CCD) readout systems to cancel the reset noise component that would otherwise dominate. CDS processing typically consists of subtracting the integrated video signal during a "signal" period from that during a "reset" period. The response of this processing depends therefore on the shape of the video signal with respect to the integration bounds. In particular, the amount of noise appearing in the final image and the linearity of the pixel value with signal charge are affected by the choice of the CDS timing intervals.
Modern CCDs are capable of extremely low read noise which is crucial to the science goals of current and future astronomical observatories. For example, the baseline requirement of the sensors to be used in the Large Synoptic Survey Telescope (LSST) camera is a readout noise of 5 e − rms equivalent at a pixel frequency of 500 kpix s −1 . 1 This requirement is driven by the need to maintain the instrumental readout noise below the sky background shot noise levels, in particular in the short wavelength u band. 2 Typically the dominant on chip noise source of a CCD is the reset noise, which arises from the Johnson-Nyquist noise associated with the resetting of the sense node used to convert the accumulated charge into a voltage signal. 3 In order to achieve the best possible performance, this noise signal is typically removed via a process known as CDS. The remaining readout noise is then associated with thermal effects, carrier trapping and semiconductor parameter variation within the amplification transistors (so-called "read noise"), which for a given bandwidth represents the lowest noise achievable using a conventional CCD output design. The CDS process can be implemented using various types of analog 4 or digital 5 methods, though in all cases the timing parameters of the CDS circuit operation must be correctly chosen to properly eliminate reset noise without introducing adverse artefacts into the measured pixel values in the form of structured noise patterns or excess non-linearity.
In this paper we present investigations into the effects of these timing parameters using a digital CDS system and an e2v CCD250 sensor. 6 We perform analysis of the raw oversampled video data (before processing to produce pixel values) to find correct timing parameters for linearity and Signal to Noise Ratio (SNR) using numerical optimisation (see Section 5) . Using the linearity property of the digital CDS operation, we also show that performing subtraction of the raw video signal for different pixels can give insight into the choice of timing parameters (see Section 6), a process which might usefully be implemented on any CDS system, even those without access to oversampled raw video data. 
Correlated Double Sampling Background
A diagram of a typical CCD two stage on-chip amplifier circuit is shown in Figure 1 . Reset noise is incurred in the readout process during the operation of the sense node reset transistor (labelled Q1 in Figure 1 ). When the reset signal ΦR is asserted, the voltage on the sense node is allowed to settle to the reset drain voltage V RD . If the channel resistance of the reset transistor is R Q1 , there is a Johnson-Nyquist noise σ rms on the voltage given by:
where T is the temperature, k B is Boltzmann's constant, and B is the bandwidth of the circuit. This bandwidth is set by the RC circuit formed by the finite channel resistance of the reset transistor R Q1 and the sense node capacitance C N . Using the transfer function of an RC filter we obtain the amount of noise present on the reset σ rms expressed in units of electrons
where q e is the electronic charge. For the nominal LSST operating temperature of T = 203K and assuming a typical sense node capacitance of C N = 15 fF leads to σ rms [e − ] ≈ 40e − . The reset noise can be effectively cancelled by measuring the individual reset level for each pixel readout and subtracting the signal level from it using a CDS process. Perhaps the most common implementation of CDS in the analog domain is the Dual Slope Integrator (DSI), also known as the Differential Averager (DA), which is illustrated in Figure 2 . It is useful to refer to this diagram even in the Digital Correlated Double Sampling (DCDS) case, since the operation of the digital DA system is equivalent to this circuit in the limit of infinite sample rate. In fact, taking some simplifying assumptions, it can be shown that a DSI is a matched filter for the subtraction of pixel values in the absence of 1 f noise. 5 Optimal filtering can also be designed in the presence of 1 f noise, using either advanced digital filtering methods enabled by a DCDS system 8 or modified analog clamp & sample circuitry. 9 However, the question of selecting the best timing parameters for the circuit remains, even where the gain and (if applicable) filter coefficients have been matched to the system noise spectrum.
A diagram of how a video signal looks before CDS processing is shown in Figure 3 . Throughout this work we label four CDS timing parameters:
• a -the offset from the start of the pixel to the beginning of the reset sampling window
• L a -the length of the reset sampling window
• b -the offset from the start of the pixel to the beginning of the signal sampling window
• L b -the length of the signal sampling window A processed pixel value is obtained by a simple procedure, described here in terms of the operation of the circuit shown in Figure 2 . The CLAMP and RESET switches are typically operated simultaneously with the reset feedthrough transient, to restore the DC level of the processor. At time a, the switch INT − is closed, and remains so for a period L a , during which the negative integral of the video reset window accumulates on the capacitor C int . At time b, switch INT + is closed, which causes the integral of the signal window to be added to that of the reset window. The resulting output is the pixel value. The procedure for DCDS is conceptually the same, except that the signal is oversampled during the sampling windows by a fast Analog to Digital Converter (ADC), and the integration and subtraction is performed digitally.
Methods
The test system consists of an Teledyne-e2v CCD250 device cooled via liquid nitrogen to an operating temperature of −100
• C, read out using a STA Archon system, 10 and illuminated by a stabilised Quartz-Tungsten light source passed through a monochromator. A more detailed description of this test system has previously been published. 11 The Archon readout carries 16 16-bit 100MHz ADCs, one for each output channel of the CCD250. The CDS is performed internally to the controller, and it is not possible to apply nonunity weighting co-efficients to the samples before processing. In this manner the system quite closely approximates a DSI, even for the fairly rapid pixel rate used. It is possible to read out the raw (pre-CDS) sample values for a specified region of an image for a single channel at a time. timing sequence used yielded a pixel rate of 490 kHz, resulting in a pixel period L P = 204 (all CDS timing parameters are given in numbers of 100 MHz samples). Flat-field data was captured for 8 of the 16 total channels, each consisting of 5 bias frames and 40 pairs of illuminated frames up to an integration time of 5 s. The backside bias of the CCD was set to V B = −60V, and in future it would be of interest to study the effect of changing bias voltages (the backside bias used significantly alters readout conditions, including the capacitance of the sense node 12 ). Using the raw sample data, we can then post facto reconstruct a Photon Transfer Curve (PTC) for a set of CDS timing parameters in software using exactly the same underlying readout data. This process is very simple and consists of summing and normalising the sample values in an identical manner to the DA in the Archon firmware. We verified for two randomly selected sets of parameters that our reconstructed pixel values were identical to the Archon pixel values with CDS enabled. We construct the PTC following the standard procedure, including subtraction of a mean overscan value for each row, subtraction of a bias frame before calculation of mean value, and differencing of two illuminated images to eliminate fixed pattern noise before calculating variance. 13 
The Effect of CDS Timing on Linearity and Noise
It is clear that the values of L a and L b significantly affect the SNR of the image. Intuitively, longer sampling times suppress the white noise component. This is found to be the case in practice. The values of a and b also affect SNR because sampling near the region of a clock edge transition (which injects noise) increases the total integrated noise. This second effect is illustrated in Figure  4 (right panel) where the change of (a, b) = (50, 105) to (a, b) = (85, 110) significantly increases the measured noise floor σ.
We also calculate the Linearity Residuals (LRs) α for the data according to the formula from Janesick:
where S i and t i are the mean signal levels and integration times respectively; and S mid and t mid are the mean signal level and integration time at a selected midpoint. In this work we use t mid = 2.5s. Again, it is intuitive that having sampling periods which overlap either a clock feedthrough or are too early after the decay of the reset transient will incur significant linearity errors, since the magnitudes of these transients do not depend linearly on the sense node charge. In Figure 4 we see this in action. We start from a very poor linearity situation ( |α i | max > 2%) with (a, b) = (50, 120) and dramatically improve by making the signal sampling period later with (a, b) = (50, 135). We expect, however, that L a and L b should have weak effect on linearity by themselves, though too large a choice for these parameters would force the sampling periods into problematic regions. Thus the set of timing parameters which optimise SNR is almost always not the same as that which optimises LR, and that these two goals are in contention. It is also conceivable that a different set of timing parameters would optimise linearity and SNR over some signal ranges than others.
Optimising CDS parameters
Strictly, the optimisation problem presented to us is one of mixed-integer programming (since the timing values are restricted to be integers), which is well known to be NP-hard.
However, through analogy to an analog CDS system where the timing parameter values are continuous, we expect that were it possible to select non-integer sample numbers, all the resulting cost functions should be well defined and smooth. Hence, it is suitable to use standard NelderMead multi-variate optimisation routines (as implemented in the scipy package), 14 and to calculate the cost functions for non-integer values by linearly interpolating from the nearest integer value results. As mentioned in Section 4, it is likely that for some applications (e.g low light imaging) one might tailor a cost function to optimise CDS timing in some specified signal range, or to emphasize linearity and SNR to different degrees. In this work, we consider the optimisation over the following cost functions:
where x indicates taking a mean average. Several more natural cases worthy of investigation would be the maximum LR (as opposed to the rms value represented by f lin ), and combining SNR and linearity with different powers in f comb , which are not considered further here.
Two cross sections for f SNR in (a, b) and (L a , L b ) are shown in Figure 5 . These give a somewhat intuitive picture, with a longer and later reset period L a clearly improving SNR to avoid the reset transient. The resulting parameters from the full 4-dimensional maximisation is shown in Figure 8 (left panel). The optimised parameters appear to contain significant parts of the clock feedthrough region, which will clearly be detrimental to linearity performance.
Next the minimisation of f lin is considered. Cross sections in Figure 6 . We see that positioning either of the sampling windows in regions of rapid clock transitions decreases linearity as expected. Placing the reset region as late as possible consistent with not crossing into the serial clock feedthrough is also seen to be optimal. However, the resulting parameters in Figure 8 (centre panel) are somewhat confusing. It appears that the optimised signal window is placed very "late" -well into the region where the video has stopped being flat after transferring signal charge. We will discuss a possible reason for this counter-intuitive result in Section 6. Finally we show the results of a combined optimisation. Cross sections are shown in Figure 7 , and the optimised parameters in Figure 8 (right panel) . The chosen parameters clearly represent a compromise between the considerations of SNR and linearity, though the signal sampling window is found to be later than might be selected by eye.
In Figure 9 the parameters resulting from combined optimisation for all 8 channels measured are shown. A reasonably tight grouping both in terms of sample window position (except for the outlier channel 6) and window length are exhibited. It seems reasonable that selecting parameter values in some centroid of the located points for various channels would be a suitable compromise to optimise the entire device readout (though a higher dimensional procedure which separately took into account the data for all channels simultaneously could be contemplated).
Subtraction of Raw Video Signals
Consider the operation of a DA, which takes a set of raw ADC samplesx n and turns them into a pixel value X j with timing parameters (a, b, L a , L b ):
In a scientific context, one almost universally wishes to subtract two pixel values to yield a final pixel value (for example subtracting an bias frame pixel value Y j from the corresponding image frame value X j ). Consider the output of our differential averager in such an operation:
If we can assume that the low frequency noise component and DC offset drift are small (and thus the difference between the raw samples x n and y n are constituted by the response of the system to different pixel values), then the linearity of the DA operation implies we could re-arrange (8) to give:
or, in other words: there is in principle no reason why we could not subtract the raw video for two pixel values sample by sample rather than subtracting the pixel values after CDS processing. Such an operation is of very little practical use, since in reality the low frequency noise component may be significant. In addition, for acquisition of a whole image frame this method would require an excessive (and unnecessary) data volume. However, this operation does provide some insight (at least in the specific system readout discussed in this work) into why the optimised values of a and b seem to be found later than would be intuited by "eyeballing" the raw samples. We show the results of this operation for two randomly selected pixels in Figure 10 . It is much clearer here how the optimised values of a and b might be arrived at through the procedure described in Section 5 -since the rising edges at the end of the signal region are very similar between the image and bias pixels, their subtraction results in the appearance of a much longer "flat" portion of the pixel signal than we see in the non-subtracted traces. We do not wish to make the claim that this effect applies to all readout systems -it is likely that when 1 f noise is significant, or there is large jitter in clock timings and thus inconsistent clock feedthrough positions through time, then the raw subtraction method may well not give good insights into optimisation. However, in situations where these limitations do not apply, this operation provides excellent insight into choosing CDS timing values.
The raw sample subtraction method is especially intriguing in the context where a DCDS system is not available -the linearity property of the DA operation applies equally to that of an analog circuit such as a DSI. Thus, only a few traces of pre-CDS video data (obtained for example from an oscilloscope) would be needed to get a much clearer picture for timing optimisation.
The procedure using an analog CDS system would be roughly as follows: 5. Using these a and b values, vary L a and L b , reading out whole images from the system for each value, and measure the SNR to find the maximum values consistent with the required SNR Unfortunately no readout system equipped with analog CDS was available for this work. However, we hope to test this optimisation procedure in future to determine its efficacy in a real world situation.
Conclusions
The effect of changing only the CDS timing parameters with all other operating conditions of a CCD held constant has been investigated using raw sample capture from a DCDS readout. We have shown that numerical optimisation is a viable way to choose parameters which optimise a trade-off between SNR and linearity.
The observed optimal values in our particular system were observed to be counter-intuitive in the sense that they appear in a region where the raw signal is rapidly changing rather than stable.
We have developed an explanation for this by considering the raw sample by sample subtraction of two pixel values, which shows that after processing, these regions remain flat and suitable for use in CDS integration periods. No applicability of this effect is assumed for all readout systems, though the insight from the subtraction method is likely to be useful in many wider contexts than considered in this work.
It is to be recommended that in CDS optimisation of a CCD readout, the subtraction of two raw video signals should be included as part of the inputs to choosing the timing parameters.
